

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problems Mailbox.**



Attorney's Docket No.: 774-010234-US(PAR)

*0400*  
*4-17-01*  
PATENT

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: OOI et al.  
Serial No.: 09/802,084  
Filed: 3/08/01  
For: QUANTUM WELL INTERMIXING

Group No.:

Examiner:


Commissioner of Patents and Trademarks  
Washington, D.C. 20231

### TRANSMITTAL OF CERTIFIED COPY

Attached please find the certified copy of the foreign application from which priority is claimed for this case:

Country : Singapore  
Application Number : 200004787-8  
Filing Date : 11 September 2000

**WARNING:** "When a document that is required by statute to be certified must be filed, a copy, including a photocopy or facsimile transmission of the certification is not acceptable." 37 CFR 1.4(f) (emphasis added.)

  
SIGNATURE OF ATTORNEY

Clarence A. Green

Reg. No.: 24,622

Type or print name of attorney

Perman & Green, LLP

Customer No.: 2512

P.O. Address

425 Post Road, Fairfield, CT 06430

NOTE: The claim to priority need be in no special form and may be made by the attorney or agent if the foreign application is referred to in the oath or declaration as required by § 1.63.

### CERTIFICATE OF MAILING/TRANSMISSION (37 CFR 1.8a)

I hereby certify that this correspondence is, on the date shown below, being:

#### MAILING

deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231

Date: 4/27/01

#### FACSIMILE

transmitted by facsimile to the Patent and Trademark Office

  
Signature

DEBORAH J. CLARK  
(Type or print name of person certifying)

(Transmittal of Certified Copy [5-4])



## **REGISTRY OF PATENTS SINGAPORE**

This is to certify that the annexed is a true copy of the following Singapore patent application as filed in this Registry.

Date of Filing : 11 SEPTEMBER 2000

Application Number : 20004787-8

Applicant(s) : NANYANG TECHNOLOGICAL UNIVERSITY

Title of Invention : MULTIPLE WAVELENGTH LASERS

*Ching Kam Tack*  
**CHIG KAM TACK**  
Assistant Registrar  
for REGISTRAR OF PATENTS  
SINGAPORE

**SINGAPORE  
THE PATENTS ACT  
(CHAPTER 221)  
THE PATENTS RULES**

2 0 0 0 0 4 7 8 7 - 8

The Registrar of Patents,  
Registry of Patents.

1 1 SEP 2000

**REQUEST FOR THE GRANT OF A PATENT**

THE GRANT OF A PATENT IS REQUESTED BY THE UNDERSIGNED ON THE BASIS OF  
THE PRESENT APPLICATION.

|  |  |  |
|--|--|--|
| <b>I. Title of Invention</b>                   | <b>MULTIPLE WAVELENGTH LASERS</b>      |  |
| <b>II. Applicant(s)</b><br><i>(see note 2)</i> | <i>(a) Name</i>                        | <b>NANYANG TECHNOLOGICAL UNIVERSITY</b>                    |
|  | <i>Body Description/<br/>Residency</i> |  |
|  | <i>Street Name &amp;<br/>Number</i>    | <b>SCHOOL OF ELECTRICAL AND ELECTRONIC<br/>ENGINEERING</b> |
|  | <i>City</i>                            | <b>NANYANG AVENUE</b>                                      |
|  | <i>State</i>                           |  |
|  | <i>Country</i>                         | <b>SINGAPORE 639798</b>                                    |
|  | <i>(b) Name</i>                        | -  |
|  | <i>Body Description/<br/>Residency</i> |  |
|  | <i>Street Name &amp;<br/>Number</i>    |  |
|  | <i>City</i>                            |  |
|  | <i>State</i>                           |  |
|  | <i>Country</i>                         |  |
|  | <i>(c) Name</i>                        | -  |
|  | <i>Body Description/<br/>Residency</i> |  |
|  | <i>Street Name &amp;<br/>Number</i>    |  |
| <i>City</i>                                    |  |  |
| <i>State</i>                                   |  |  |
| <i>Country</i>                                 |  |  |

|  |  |                           |             |        |
|--|--|---------------------------|-------------|--------|
| III. Declaration of Priority<br>(see note 3)   | Country/<br>Country<br>Designated  |                           | File no.    |        |
|  | Filing Date  |                           |             |        |
|  | Country/<br>Country<br>Designated  |                           | File no.    |        |
|  | Filing Date  |                           |             |        |
|  | Country/<br>Country<br>Designated  |                           | File no.    |        |
|  | Filing Date  |                           |             |        |
| IV. Inventors<br>(see note 4)  | <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No<br><input checked="" type="checkbox"/> Yes <input type="checkbox"/> No |                           |             |        |
| (a) The applicant(s) is/are the sole/joint inventor(s)                                   |  |                           |             |        |
| (b) A statement on Patents Form 8 is/will be furnished.                                  |  |                           |             |        |
| V. Name of Agent (if any)<br>(see note 5)  | HAQ & NAMAZIE PARTNERSHIP  |                           |             |        |
| VI. Address for Service<br>(see note 6)  | Block/Hse No.  |                           | Level No.   |        |
|  | Unit No/PO Box   | 765                       | Postal Code | 901515 |
|  | Street Name  | Robinson Road Post Office |             |        |
|  | Building Name  |                           |             |        |
| VII. Claiming an earlier filing date under section 20(3),26(6) or 47(4).<br>(see note 7) | Application No.  |                           |             |        |
|  | Filing Date  |                           |             |        |
| [Please tick in the relevant space provided]:  |  |                           |             |        |
| ( ) Proceeding under rule 27(1)(a).  |  |                           |             |        |
| Date on which the earlier application was amended = _____                                |  |                           |             |        |
| Or   |  |                           |             |        |
| ( ) Proceeding under rule 27(1)(b)   |  |                           |             |        |

|   |   |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
|---|---|---------------|---|--------|----------------|---------------|--------|--------------|---|---------------|----------------|------|--------|--------------|---|--------|----------------------|--|-------------------------------------|--|---|-------------------------------------|---|--|
| VIII. Invention has been displayed at an International Exhibition<br>(see note 8) | <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No   |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| IX. Section 114 requirement<br>(see note 9)                                       | <i>The invention relates to and/or used a micro-organism deposited for the purposes of disclosure in accordance with section 114 with a depositary authority under the Budapest Treaty.</i><br><br><input type="checkbox"/> Yes <input checked="" type="checkbox"/> No  |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| X. Check List<br>(To be filled in by applicant or agent)                          | <p>A. The application contains the following number of sheet(s):-</p> <table border="1"> <tr><td>1. Request</td><td>4</td><td>sheets</td></tr> <tr><td>2. Description</td><td>15</td><td>sheets</td></tr> <tr><td>3. Claim(s).</td><td>4</td><td>sheets</td></tr> <tr><td>4. Drawing(s).</td><td>6</td><td>sheets</td></tr> <tr><td>5. Abstract.</td><td>1</td><td>sheets</td></tr> </table> <p>B. The application as filed is accompanied by:-</p> <table border="1"> <tr><td>1. Priority document</td><td></td></tr> <tr><td>2. Translation of priority document</td><td></td></tr> <tr><td>3. Statement of Inventorship &amp; right to grant</td><td><input checked="" type="checkbox"/></td></tr> <tr><td>4. International Exhibition Certificate</td><td></td></tr> </table> | 1. Request    | 4 | sheets | 2. Description | 15            | sheets | 3. Claim(s). | 4 | sheets        | 4. Drawing(s). | 6    | sheets | 5. Abstract. | 1 | sheets | 1. Priority document |  | 2. Translation of priority document |  | 3. Statement of Inventorship & right to grant | <input checked="" type="checkbox"/> | 4. International Exhibition Certificate |  |
| 1. Request  | 4   | sheets        |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| 2. Description  | 15  | sheets        |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| 3. Claim(s).  | 4   | sheets        |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| 4. Drawing(s).  | 6   | sheets        |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| 5. Abstract.  | 1   | sheets        |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| 1. Priority document  |   |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| 2. Translation of priority document   |   |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| 3. Statement of Inventorship & right to grant                                     | <input checked="" type="checkbox"/>   |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| 4. International Exhibition Certificate   |   |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| XI. Signature(s)<br>(see note 10)   | <table border="1"> <tr><td>Applicant (a)</td><td></td></tr> <tr><td>Date</td><td>11 SEPT. 2000</td></tr> <tr><td>Applicant (b)</td><td></td></tr> <tr><td>Date</td><td></td></tr> <tr><td>Applicant (c)</td><td></td></tr> <tr><td>Date</td><td></td></tr> </table>   | Applicant (a) |   | Date   | 11 SEPT. 2000  | Applicant (b) |        | Date         |   | Applicant (c) |                | Date |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| Applicant (a)   |   |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| Date  | 11 SEPT. 2000   |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| Applicant (b)   |   |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| Date  |   |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| Applicant (c)   |   |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |
| Date  |   |               |   |        |                |               |        |              |   |               |                |      |        |              |   |        |                      |  |                                     |  |   |                                     |   |  |

## NOTES :

1. This form when completed, should be brought or sent to the Registry of Patents together with the prescribed fee and 3 copies of the description of the invention, and of any drawings.
2. Enter the name and address of each applicant in the spaces provided at paragraph II. Names of individuals should be indicated in full and the surname or family name should be underlined. The names of all partners in a firm must be given in full. The place of residence of each individual should also be furnished in the space provided. Bodies corporate should be designated by their corporate name and country of incorporation and, where appropriate, the state of incorporation within that should be entered where provided. Where more than three applicants are to be named, the names and address of the fourth and any further applicants should be given on a separate sheet attached to this Form together with the signature of each of these further applicants.
3. The declaration of priority at paragraph III should state the date of the previous filing, the country in which it was made, and indicate the file number, if available. Where the application relied upon in an International Application or a regional patent application e.g. European patent application, one of the countries designated in that application [being one falling under the Patents (Convention Countries) Order] should be identified and the name of that country should be entered in the space provided.
4. Where the applicant or applicants is/are the sole inventor or the joint inventors, paragraph IV should be completed by marking the 'YES' Box in the declaration (a) and the 'NO' Box in the alternative statement (b). Where this is not the case, the 'NO' Box in declaration (a) should be marked and a statement will be required to be filed on Patents Form 8.
5. If the applicant has appointed an agent to act on his behalf, the agent's name should be indicated in the spaces available at paragraph V.
6. An address for service in Singapore to which all documents may be sent must be stated at paragraph VI. It is recommended that a telephone number be provided if an agent is not appointed.
7. When an application is made by virtue of section 20(3), 26(6) or 47(4), the appropriate section should be identified at paragraph VII and the number of the earlier application or any patent granted thereon identified.
8. Where the applicant wishes an earlier disclosure of the invention by him at an International Exhibition to be disregarded in accordance with section 14(4)O, then the 'YES' box at paragraph VIII should be marked. Otherwise the 'NO' box should be marked.
9. Where in disclosing the invention the application refers to one or more micro-organisms deposited with a depository authority under the Budapest Treaty, then the 'YES' box at paragraph IX should be marked. Otherwise the 'NO' box should be marked.
10. Attention is drawn to rules 90 and 105 of the Patent Rules. Where there are more than three applicants, see also Note 2 above.
11. Applicants resident in Singapore are reminded that if the Registry of Patents considers that an application contains information the publication of which might be prejudicial to the defence of Singapore or the safety of the public, it may prohibit or restrict its publication or communication. Any person resident in Singapore and wishing to apply for patent protection in other countries must first obtain permission from the Singapore Registry of Patents unless they have already applied for a patent for the same invention in Singapore. In the latter case, no application should be made overseas until at least two months after the application has been filed in Singapore.

## For Official Use

Application Filing Date :  
 Request received on :  
 Fee received on :  
 Amount :  
 \*Cash/Cheque/Money Order No.:

\*Delete whichever is inapplicable

11 SEP 2000

**MULTIPLE WAVELENGTH LASERS****Field of the Invention**

The present invention relates to laser structures for  
5 providing plural different radiation wavelengths and to a  
method of manufacturing such lasers.

**Background of the Invention**

The growth of Internet traffic, multimedia services and  
10 high-speed data services has exerted pressure on  
telecommunication carriers to expand the capacity of  
their networks quickly and cost effectively. The three  
options normally available are:

1) Install new fibers,

15 This has problems due to costs and difficulties of rights  
of way.

2) Increase the bit rate of the transmission  
system.

This option has inherently limited growth potential.

20 3) Employ wavelength division multiplexing.

This third option allows manifold increase of the network  
capacity at a modest cost.

Wavelength division multiplexing, also known as frequency  
25 division multiplexing, allows better use of the available  
bandwidth by carrying plural optical transmission  
channels over a single fiber. Each channel operates at a  
different frequency/wavelength. Alternatively data may be  
sent in packets each at different frequencies or  
30 wavelengths.

Wavelength division multiplex transmission systems may also enable longer span distance between repeaters, and more spans before regeneration is needed. This makes such systems attractive for long haul transmission.

5

The heart of the wavelength division multiplexing systems is a multiple-wavelength laser device. In known commercial devices using distributed feedback lasers, the laser wavelength may be tuned by defining gratings with a submicron period to perform frequency chirp. The device grating is conventionally formed by electron beam lithography, as holography has not been found suitable for creation of complex multi-pitch grating structures. Electron beam writers are however costly and of low throughput. Thus electron beam lithography is not favourable for large-scale device production. In addition, regrowth of the sample is necessary, and this entails additional cost.

20 Alternatively selective area epitaxial growth has been used to fabricate multiple wavelength lasers. This technique utilizes differences in epitaxial layer composition and thickness produced by growth through a mask to achieve spatially selective bandgap variation. 25 This process works well under a precisely controlled set of parameters but is difficult to manipulate in a generic fashion.

Each of the methods of the prior art has disadvantages. 30 For example, using etching and regrowth methods results in poor optical confinement to the wave-guide devices as a result of sidewall inhomogeneity. As it involves

multiple processing steps there is often a low yield and throughput may be low.

Selective area epitaxy is also a complicated technique  
5 and requires complex steps of sample preparation. Also, the technique may give non-uniform growth rate across the strip that prevents subsequent planar processing. For the same reason, passive wave-guide sections may be relatively lossy.

10

Quantum well intermixing can be used selectively to modify the bandgap energy of a quantum well sample. However, spatial control of the bandgap using the prior art quantum well intermixing techniques is complicated.  
15 For example using varying thickness of silicon dioxide layers as intermixing sources of impurity-free vacancy disordering, or implant masks for impurity induced disordering (IID) increases the number of processing steps of lithography and deposition of dielectric caps.

20

To overcome this complexity the prior art includes a one-step spatially controlled quantum well intermixing technique based upon impurity-free vacancy disordering. In this process, the semiconductor is patterned with very  
25 small areas of SrF<sub>2</sub>, followed by coating the sample with SiO<sub>2</sub>. The degree of intermixing then depends on the area of semiconductor substrate in direct contact with the SiO<sub>2</sub> layer. This technique, although being one-step, requires electron beam lithography, which decreases the process  
30 throughput and increases design complexity.

It is accordingly an object of the present invention to at least partially mitigate the difficulties of the prior art.

5    Summary of the Invention

According to one aspect of the invention there is provided a laser structure, said structure comprising a plurality of quantum well regions on a semiconductor substrate, each said region containing a respective different concentration of an impurity, to thereby provide a corresponding plurality of different radiation wavelengths in use.

Embodiments of the invention include monolithically integrated multiple-wavelength laser structures in 1.55  $\mu\text{m}$  GaInAs/GaInAsP materials. Typical embodiments have more than 5 channels and are produced using a low energy IID process.

20    According to a further aspect of the present invention there is provided a method of manufacturing a photonic integrated circuit comprising providing a structure having a quantum well region, and performing quantum well intermixing, characterized in that said step of  
25    performing quantum well intermixing comprises differentially masking portions of said region, implanting impurities into said differentially masked portions and annealing said structure.

30    Preferably said step of differentially masking portions of said region comprises forming a masking layer on said

portion of said region and differentially etching said masking layer.

Advantageously before said etching step the method 5 comprises forming a photoresist on said masking layer, applying masks having different optical densities to said photoresist and developing said photoresist.

Conveniently said step of forming a photoresist may 10 comprise spin-coating said photoresist on said masking layer.

Conveniently said masking layer comprises a dielectric such as silicon dioxide. Alternatively said masking layer 15 may comprise a polymer or a metal.

Preferably said etching step comprises dry etching.

20 Advantageously said dry etching has substantially a one-to-one selectivity between photoresist and said masking layer.

25 Conveniently process parameters of the said dry etching system are selected to provide said selectivity.

Conveniently said annealing step is performed in a rapid thermal processor, alternatively a rapid thermal annealer 30 or furnace may be used.

Preferably said impurities comprise phosphorus and arsenic.

5    Brief Description of the Drawings

An exemplary embodiment of the invention will now be described with reference to the accompanying drawings in which: -

10   Figure 1 shows in diagrammatic form a typical quantum well structure used in the present invention;

Figure 2 shows an exemplary process flow for fabrication of multiple wavelength lasers;

15   Figure 3(a) and (b) show the thickness of resist and oxide before and after reactive ion etching;

20   Figure 4(a) to (c) show the results of measurements on the first embodiment of the invention and;

Figure 5(a) to (c) shows the results of measurements on the second embodiment.

25   Description of the Preferred Embodiments

In the various figures, like reference numerals refer to like parts.

30   Referring to Figure 1, an exemplary semiconductor structure suitable as the basis for manufacturing multiple wavelength lasers was formed. An InP/Ga<sub>1-x</sub>

In<sub>x</sub>As/Ga<sub>1-x</sub>In<sub>x</sub>As<sub>y</sub>P<sub>1-y</sub> structure (10) was grown using metal organic chemical vapour deposition (MOCVD) on an InP substrate. An active region was formed, comprising a single undoped quantum well region consisting of a 5.5 nm wide GaInAs quantum well (14), and 12 nm GaInAsP ( $\lambda_g=1.26\mu m$ ) barriers (22,24). The active region was bounded by step or graded index (GRIN) GaInAsP confining layers (20-21, 25-26). The confining layers comprise 50nm of material having  $\lambda_g=1.18\mu m$  and 80nm of material having  $\lambda_g=1.05\mu m$ , respectively. The structure was lattice matched to InP throughout, and was completed with a 1.4  $\mu m$  InP upper cladding layer (28) and a layer (30) of 0.65  $\mu m$  GaInAsP followed by a 0.1 $\mu m$  GaInAs layer (32) forming a contact layer. The lower cladding layer (12) was Sulphur-doped to a concentration of  $2.5\times 10^{18}\text{ cm}^{-3}$ . The upper cladding layer (28) was doped with Zn to a concentration of  $7.4\times 10^{17}\text{ cm}^{-3}$  and the subsequent layers (30,32) were doped with  $2\times 10^{18}\text{ cm}^{-3}$  and  $1.3\times 10^{19}\text{ cm}^{-3}$  concentration of Zn respectively. The core of the structure, forming a wave-guide, was undoped, thus forming a P-I-N structure with its intrinsic region restricted to the quantum well and GRIN layers.

Referring now to Figure 2, an outline of the process of the invention will now be given: -

Two embodiments of the invention are provided. In the first, a quantum well structure (such as that described with respect to Figure 1) was implanted with As impurities that varied in amount spatially by virtue of implantation through a varying thickness gray mask. In

the second, a similar type of mask was used to implant P ions in a similar way.

Simulations of the impurity implantation ranges and 5 vacancy distribution were first carried out to determine the thickness of SiO<sub>2</sub> required for the bandgap shift that was sought. It would alternatively be possible to use other theoretical calculations or empirical approaches.

10 The thickness of SiO<sub>2</sub> mask required to totally block As ions from reaching the semiconductor during implantation was found to be around 400 nm. The thickness of SiO<sub>2</sub> mask required to totally block P ions from reaching the semiconductor during implantation was found to be around 15 900 nm.

In step (i) laser isolation and alignment mark etching is performed, for example using a first mask having a 20μm stripe pattern. An exemplary etching process is a wet-20 etching process using sulphuric acid, hydrogen peroxide and water in 1:8:40 ratio whereby 0.15μm of the GaInAs and GaInAsP contact layer is removed.

After the laser isolation and alignment mark etching step 25 the structure is coated with oxide to the above respective thickness according to the impurity to be used, to act as a mask.

It will be understood that masks other than oxide could 30 be used, for example, polymer, metal or photoresist mask materials, or dielectrics other than oxide.

Next, a positive photoresist is spin-coated onto the structure.

In step (ii), photolithography is carried out to transfer  
5 the gray patterns onto the structure: -

The gray mask technique of the invention makes use of different transparencies of masks to control the degree of the exposure of photoresist at selected regions and  
10 thus different thickness of photoresist after development. The degree of the development of photoresist after UV exposure has a linear relationship with the optical density. In the current embodiments, gray mask was selected having 10 levels, from 0.15 to 1.05 with a  
15 step of 0.1, of optical density, see Figure 4. By this means, it was intended to provide 10 different bandgaps after quantum well intermixing. It will of course be clear to those skilled in the art that fewer or greater numbers of bandgaps could be provided, according to the  
20 requirements of the application.

The relationship between optical density of mask and the UV light transmissivity level during the lithography process can be expressed using the following equation.

$$25 \quad OD = -\log (T)$$

where OD is optical density and T is transmissivity.

In step (iii), a dry etching process is performed so as to etch correspondingly into the oxide mask, so that  
30 different thicknesses of oxide are produced in correspondence with the gray masking.

For the embodiments, a reactive ion etching process with 1:1 selectivity between photoresist and SiO<sub>2</sub> was chosen as the dry etching process. This process was performed in a conventional parallel plate radio-frequency reactive ion etching system using CF<sub>4</sub> and O<sub>2</sub> as process gases. Statistical methods were then used to optimise the parameters of this novel non-selective reactive ion etching process. To achieve 1:1 non-selective etching, the following settings were found suitable for the particular materials in question: pressure of 95~120 mTorr, RF power 40~100 W, CF<sub>4</sub> flow rate 20~80 standard cubic centimetre per minute (sccm) and O<sub>2</sub> flow rate 1~10 sccm.

The thickness of the resist and SiO<sub>2</sub>, as measured from a surface profiler, both before and after reactive-ion etching for the two embodiments are given in Figure 3a and 3b. The first embodiment (As<sup>++</sup> implanted -Fig. 3a) shows a slightly inferior quality of gray level transition; also saturation of pattern thickness at both the upper and the lower density regions are detected. This effect is mainly due to the thin resist required for the As<sup>++</sup> implanted sample, which causes imperfect gradation after development. With the imperfect gradation, the SiO<sub>2</sub> pattern profile is directly affected.

However, for the second embodiment (P<sup>++</sup> implanted-Fig. 3b) smooth and obvious transitions at each density levels are obtained.

30

In step (iv), implantation is carried out with impurity ions through the mask. In the embodiments, the samples

were implanted with  $1 \times 10^{14} \text{ cm}^{-2}$  at 350~500 keV for both As and P impurities, at 150~230 °C. The result of the implantation through the masks is that the degree of implantation is inversely proportional to the thickness 5 of the graded masks.

In step (v), quantum well intermixing step was carried out by annealing using a rapid thermal processor, at 500~800 °C for about 80~120 s along with the SiO<sub>2</sub> implant 10 mask intact. The SiO<sub>2</sub> implant mask was removed after quantum well intermixing.

After this, laser fabrication was completed as follows: -

- a) front contacts (p-type: Ti/Au, 50 nm/200 nm) were 15 metallised using an electron beam evaporator.
- b) the samples were then thinned to a thickness of around 180μm.
- c) a metallisation for the back contact (n-type: Au/Ge/Au/Ni/Au, 14nm /14nm /14nm /11nm /200nm) was 20 performed by evaporation;
- d) a metal lift-off step for the laser isolation trench was performed. The heavily doped GaInAs and GaInAsP contact layers were removed at the trenches to achieve good electrical isolation between lasers.
- e) the whole fabrication was completed by annealing the 25 samples using rapid thermal processing at 300~450 °C for 45~100 s.

The lasers were then cleaved for testing. Each individual 30 laser has a dimension of 400 x 500μm<sup>2</sup> and 50μm width of active window, 500μm cavity length and 20μm width of isolation trench.

In step (vi), the testing step, intensity vs. current and spectrum measurements were carried out. Each laser was pumped individually during the characterisation and  
5 measurements.

A linear correlation between thickness of implant mask and the wavelength emission was found in Figures 4a and 5a. This further verifies the linear relationship between  
10 the degree of point defects generated with different thickness of implant mask and the degree of intermixing or bandgap-tuning.

As shown in Fig 4b, in the first embodiment, using As  
15 impurities, a 6-channel monolithic multiple wavelength laser structure was achieved. The wavelengths were 1.555  $\mu\text{m}$ , 1.544  $\mu\text{m}$ , 1.535  $\mu\text{m}$ , 1.518  $\mu\text{m}$ , 1.503  $\mu\text{m}$ , and 1.484  $\mu\text{m}$  respectively.

20 As shown in Fig 5b, in the second embodiment, using P impurities, a 10 channel monolithic multiple wavelength laser structure was achieved. The wavelengths were 1.557  $\mu\text{m}$ , 1.555  $\mu\text{m}$ , 1.550  $\mu\text{m}$ , 1.548  $\mu\text{m}$ , 1.543  $\mu\text{m}$ , 1.530  $\mu\text{m}$ ,  
1.514  $\mu\text{m}$ , 1.487  $\mu\text{m}$ , 1.479  $\mu\text{m}$  and 1.474  $\mu\text{m}$  respectively.  
25

The reason for not achieving 10-channels in the first embodiment is because the gray levels were found to saturate outside the gray 3 to gray 8 region. This explains the reason why certain channels give similar  
30 lasing wavelength after quantum well intermixing.

After measuring the light-current characteristics of the As<sup>++</sup> and P<sup>++</sup> multiple wavelength lasers, the threshold currents and the slope efficiencies were then analysed (Fig. 4c and 5c).

5

For the first embodiment, As<sup>++</sup>-IID lasers fabricated from regions with SiO<sub>2</sub> completely removed suffered from a 25 % increase in threshold current, from 1.6 kA/cm<sup>2</sup> to 2 kA/cm<sup>2</sup> (Figure 4c).

10

For the second embodiment, only a 17 % increase of threshold current density, from 1.2 kA/cm<sup>2</sup> to 1.4 kA/cm<sup>2</sup> was observed between the non-implanted (gray 1: full oxide, non-intermixed but annealed) and direct implanted 15 (gray 10: no oxide, fully intermixed and annealed) regions -- see Figure 5c.

However, for both embodiments, the slope efficiency shows very little change. This indicates that the quality of 20 the materials remains high after intermixing using the technique of the invention.

The method of the invention may be used to produce other components as well as multi-frequency devices because the 25 material produced is of high electrical and optical quality. Thus the technique is suited to the production of photonic integrated circuits.

Although the present invention has been described using a 30 specific compound semiconductor, it is applicable to other compound semiconductors. The embodiment has been described using oxide as the mask but it will be

understood by those skilled in the art that any suitable dielectric can be used or indeed that a polymer or metal mask can be used instead. In the described embodiment a mask was used as well as a photoresist but it will also 5 be clear to those skilled in the art that a graded photoresist could be used without an additional mask. The embodiment has been described in the context of a rapid thermal processor but rapid thermal annealers, furnaces and other temperature devices may be used 10 instead.

It is also understood by those skilled in the art that routine practices including the following can be applied to enhance the performance and functionality of the said 15 multi-wavelength laser diodes:-

- 1) Optical gratings can be incorporated in the laser structure to provide distributed feedback to the laser arrays, and also to provide fine-tuning of the lasing wavelengths to specified values. Such distributed feedback lasers or distributed Bragg reflecting lasers allows for an improved narrow spectral line-width and good side-mode suppression.
- 2) The optical outputs from the multi-wavelength laser arrays can be combined together in an integrated passive coupler or monolithic multimode-interference combiner for transmission into an optical modulator, optical amplifier, or launching into an optical fiber.
- 3) Optical coatings of specified reflectivity could be applied to the facets of the device to enhance its output efficiency.

Although the described embodiments relate to laser diode arrays emitting around  $1.5 \mu\text{m}$ , the process technology can also be used to form devices operating at other wavelengths. It is understood therefore that the structures of the invention are not restricted to any specific wavelength.

CLAIMS:

5     1. A laser structure comprising a plurality of quantum well regions on a semiconductor substrate, wherein each said region contains a respective different concentration of an impurity, to thereby provide a corresponding plurality of different radiation wavelengths in use.

10

2. The laser structure of claim 1 wherein said substrate is a III-V semiconductor material.

15

3. The laser structure of claim 2 wherein said material comprises InGaAs.

4. The laser structure of any preceding claim wherein said impurity comprises As.

20

5. The laser structure of any of claims 1-3 wherein said impurity comprises P.

25

6. The laser structure of any preceding claim wherein each said region comprises a quantum well intermixed region.

7. An integrated circuit comprising the structure of any preceding claim, and electrical connections for applying respective pumping signals to said regions.

30

8. A method of manufacturing a laser structure capable of emitting different radiation wavelengths comprising providing a semiconductor substrate, forming a quantum well region therein, characterised by: differentially masking portions of said region, implanting impurities into said differentially masked portions, and annealing said structure whereby each said portion in use emits a respective one of said different radiation wavelengths.

10 9. The method of claim 8 wherein said step of differentially masking portions of said region comprises forming a masking layer on said portion of said region and differentially etching said masking layer.

15 10. The method of claim 9 wherein before said etching step, the method comprises forming a photoresist on said masking layer, applying masks having different optical densities to said photoresist and developing said photoresist.

20 11. The method of claim 10 wherein said step of forming a photoresist comprises spin-coating said photoresist on said masking layer.

25 12. The method of any of claims 9-11 wherein said masking layer comprises a dielectric.

13. The method of claim 12 wherein said dielectric is silicon dioxide.

30 14. The method of any of claims 9-11 wherein said masking layer comprises a polymer.

15. The method of any of claims 9-11 wherein said masking layer comprises a metal.

5 16. The method of claim 9 wherein said etching step comprises dry etching.

17. The method of claim 16 wherein said dry etching has a one-to-one selectivity between photoresist and said  
10 masking layer.

18. The method of claim 17 wherein process parameters of a dry etching system are selected to provide said one-to-one selectivity.

15  
19. The method of claim 8 or claim 9 wherein said step of differentially masking portions of said region comprises using a graded photoresist.

20 20. The method of any of claims 8-19 wherein said step of implanting impurities comprises ion implantation.

21. The method of any of claims 8-19 wherein said step of implanting impurities comprises a focused ion beam  
25 technique.

22. The method of any of claims 8-19 wherein said step of implanting impurities comprises diffusion.

30 23. The method of any of claims 8-22 wherein said annealing step is performed in a rapid thermal processor.

24. The method of any of claims 8-23 wherein said annealing step uses a rapid thermal annealer.
25. The method of any of claims 8-22 wherein said  
5 annealing step is performed in a furnace.
26. The method of any of claims 8-25 wherein said impurities comprise phosphorus.
- 10 27. The method of any of claims 8-25 wherein said impurities comprise arsenic.

**ABSTRACT**

**MULTIPLE WAVELENGTH LASERS**

A multiple wavelength laser has plural quantum well regions on a substrate, each region containing a respective different concentration of an impurity to provide plural radiation wavelengths.

An impurity induced disordering technique using a gray mask is also described.




Figure 1






Figure 2



**Figure 3**




Figure 4(a)




Figure 5(a)




Figure 4(b)




Figure 5(b)




Figure 4(c)




Figure 5(c)